Open Access
Subscription Access
An Efficient VLSI Implementation of the SMS4 Cipher Using a Twisted BDD S-Box Architecture
Abstract
SMS4 is a 128-bit block cipher that plays a key role in the WAP1 standard, primarily used for securing data packets within wireless local area networks (WLANs). This study begins by analyzing multiple S-box circuit designs, ultimately identifying the twisted Binary Decision Diagram (BDD) with m-4 configuration as the most efficient in terms of speed. Building upon this finding, a high-speed VLSI implementation of the SMS4 cipher was developed using the twisted BDD S-box. The resulting design demonstrated maximum operating frequencies exceeding 200 MHz on SMIC 0.18 µm CMOS technology and 100 MHz on Chartered 0.35 µm CMOS technology.
References
Office of State Commercial Cipher Administration of China, “SMS4 cipher for WLAN products (in Chinese),” 2006. [Online]. Available: http://www.oscca.gov.cn/UpFile/200621016423197990.pdf.
X. Bai, L. Guo, and T. Li, “Differential power analysis attack on SMS4 block cipher,” in Proceedings of 4th IEEE International Conference on Circuits and Systems for Communications, ICCSC 2008, Shanghai, China, May 2008, pp. 613–617.
L. Zhang and W. Wu, “Differential fault analysis on SMS4 (in Chinese),” Chinese Journal of Computers, vol. 29, no. 9, pp. 1596– 1602, 2006.
W. Li and D. Gu, “An improved method of differential fault analysis on the SMS4 cryptosystem,” in Proceedings of 1st International Symposium on Data, Privacy, and E-Commerce, ISDPE 2007, Chengdu, China, Nov. 2007, pp. 175–1 80.
F. Liu, W. Ji, L. Hu, J. Ding, S. Lv, A. Pyshkin, and R.-P. Weinmann, “Analysis of the SMS4 block cipher,” in Information Security and Privacy, 12th Australasian Conference, ACISP 2007, Proceedings, LNCS 4586, Townsville, Australia, Jul. 2007, pp. 158–170.
Y. Jin, H. Shen, and R. You, “Implementation of SMS4 block cipher on FPGA,” in Proceedings of 1st International Conference on Communications and Networking in China, ChinaCom ’06, Beijing, China, Oct. 2006, pp. 1–4.
S. Morioka and A. Satoh, “A 10-Gbps full-AES crypto design with a twisted BDD S-box architecture,” IEEE Trans. VLSI Syst., vol. 12, no. 7, pp. 686–691, Jul. 2004.
U. Mayer, C. Oelsner, and T. Köhler, “Evaluation of different Rijndael implementations for high end servers,” in Proceedings of 2002 IEEE International Symposium on Circuits and Systems, ISCAS 2002, vol. 2, Scottsdale, AZ, USA, May 2002, pp. 348–35 1.
F. Somenzi, “CUDD: CU decision diagram package release 2.4.1,” 2005. [Online].Available:http://vlsi.colorado.edu/~fabio/CUDD
Refbacks
- There are currently no refbacks.