Open Access Open Access  Restricted Access Subscription Access

Design and Development High- Performance Multiplier

Pavan Jadhav, K. B. Ramesh

Abstract


The performance of multiplication in terms of speed and power is crucial for many Digital Signal methodology (DSP) applications. Many researchers have returned up with various multipliers like Associate in nursing associate array, Booth, carry-save, Wallace tree, and altered Booth multipliers. The amount is to boot one of the foremost necessary blocks of the various VLSI applications. So, it's required to vogue a superior range to boost up the performance of those circuits and systems. Inside the applying of the digital signal, methodology multipliers play a big role. With advances in technology, several researchers have tried and tried to vogue multipliers that provide high speed, low power consumption, regularity of layout, and so less space or perhaps the mixture of them in one multiplier factor. During this paper, the look of multipliers that's a smaller quantity advanced and power-consuming is made of basic electronic components like gates and adders. This vogue lowers the standard of the circuit and works on the essential principle of multiplication and an awfully few types of transistors. The results show the multiplier factor isn't sophisticated and works in massive multiplications applications.

Keyword: Half adder, full adder, Quine McCluskey method, k-map, and propagation delay



 

 

Full Text:

PDF

References


Akhter, S. (2007, August). VHDL implementation of fast NxN multiplier based on vedic mathematic. In 2007 18th European Conference on Circuit Theory and Design (pp. 472-475). IEEE.

Tiwari, H. D., Gankhuyag, G., Kim, C. M., & Cho, Y. B. (2008, November). Multiplier design based on ancient Indian Vedic Mathematics. In 2008 International SoC Design Conference (Vol. 2, pp. II-65). IEEE.

Ramalatha, M., Dayalan, K. D., Dharani, P., & Priya, S. D. (2009, July). High speed energy efficient ALU design using Vedic multiplication techniques. In 2009 International Conference on Advances in Computational Tools for Engineering Applications (pp. 600-603). IEEE.

Jaina, D., Sethi, K., & Panda, R. (2011, October). Vedic mathematics based multiply accumulate unit. In 2011 International Conference on Computational Intelligence and Communication Networks (pp. 754-757). IEEE.

Kunchigi, V., Kulkarni, L., & Kulkarni, S. (2012, March). High speed and area efficient vedic multiplier. In 2012 International Conference on Devices, Circuits and Systems (ICDCS) (pp. 360-364). IEEE.

Bansal, Y., Madhu, C., & Kaur, P. (2014, March). High speed vedic multiplier designs-A review. In 2014 Recent Advances in Engineering and Computational Sciences (RAECS) (pp. 1-6). IEEE.

Huddar, S. R., Rupanagudi, S. R., Kalpana, M., & Mohan, S. (2013, March). Novel high speed vedic mathematics multiplier using compressors. In 2013 International Mutli-Conference on Automation, Computing, Communication, Control and Compressed Sensing (iMac4s) (pp. 465-469). IEEE.

Kuo, K. C., & Chou, C. W. (2006, December). Low Power Multiplier with Bypassing and Tree Strucuture. In APCCAS 2006-2006 IEEE Asia Pacific Conference on Circuits and Systems (pp. 602-605). IEEE.

Hwang, Y. T., Lin, J. F., Sheu, M. H., & Sheu, C. J. (2006, December). Low power multiplier designs based on improved column bypassing schemes. In APCCAS 2006-2006 IEEE Asia Pacific Conference on Circuits and Systems (pp. 594-597). IEEE.

Wen, M. C., Wang, S. J., & Lin, Y. N. (2005, May). Low power parallel multiplier with column bypassing. In 2005 IEEE International Symposium on Circuits and Systems (pp. 1638-1641). IEEE.


Refbacks

  • There are currently no refbacks.