Open Access Open Access  Restricted Access Subscription Access

Security Solution For Bank Lockers Utilizing RFID and IOT Voice Reporting

Manjula Jayamma, Farooq Sunar Mahammad, N. Ramadevi, C. Venkataiah

Abstract


The security of our financial dealings and the preservation of our most valuable assets, such as cash, jewelry, and other valuables, are becoming increasingly important to us as a community. The switch from mechanical to electrical systems has advanced significantly. To keep up with the trends and strengthen bank security, numerous approaches are proposed; however, biometrics appears to be the most promising. We might expand on this idea in the future by utilising technologies like voice verification and RFID as our base.


Full Text:

PDF

References


C. Venkataiah, N. Ramanjaneyulu, Y. Mallikarjuna Rao, V. N. V. Satya Prakash, M. K. Linga Murthy, N. Sreenivasa Rao “Design and performance analysis of buffer inserted on chip global nano interconnects in VDSM technologies” Nanotechnology for Environmental Engineering, May,2022. https://doi.org/10.1007/s41204-022-00249-x

V. Sulochana , C. Venkataiah , Sunil Agrawal & Balwinder Singh “ Novel Circuit Model of Multi-walled CNT Bundle Interconnects Using Multi-valued Ternary Logic”, IETE Journal of Research,December,2020. https://doi.org/10.1080/03772063.2020.1864235

C.Venkataiah, V.N.V. Satya Prakash, K. Mallikarjuna and T. Jayachandra Prasad, “Investigating the effect of chirality, oxide thickness,temperature and channel length variation on a threshold voltage of MOSFET, GNRFET, and CNTFET”, Journal of mechanics of continua and mathematical sciences, pp 232-244, September, 2019. https://doi.org/10.26782/jmcms.spl.3/2019.09.00018.

Vijay Rao Kumbhare, Punya Prasanna Paltani, C. Venkataiah, and Manoj Kumar Majumder “Analytical Study of Bundled MWCNT and Edged-MLGNR Interconnects: Impact on Propagation Delay and Area”, IEEE Transactions on Nanotechnology, VOL. 18, PP-606-610, June, 2019. https://doi.org/10.1109/TNANO.2019.2920679.

C.Venkataiah, K. Satyaprasad, T. Jayachandra Prasad, “Insertion of optimal number of repeaters in pipelined nano interconnects for transient delay minimization”, Circuit systems and signal processing, February, 2019. https://doi.org/10.1007/s00034-018-0876-7

C.Venkataiah, K. Satyaprasad, T. Jayachandra Prasad, “FDTD algorithm to achieve absolute stability in performance analysis of SWCNT interconnects”, Journal of computational electronics, June, 2018. https://doi.org/10.1007/s10825-017-1125-1

C.Venkataiah, K. Satyaprasad, T. Jayachandra Prasad, “Crosstalk induced performance analysis of single walled carbon nanotube interconnects using stable finite difference time domain model”, Journal of nanoelectronics and optoelectronics, Vol. 12, pp. 1-10, June, 2018. https://doi.org/10.1166/jno.2017.2300

C.Venkataiah, K. Satyaprasad, T. Jayachandra Prasad, “Signal integrity analysis for coupled SWCNT interconnects using stable recursive algorithm”, Microelectronics Journal, volume. 74, pp. 13-23, April, 2018. https://doi.org/10.1016/j.mejo.2018.01.012

C.V.S. Reddy, C.Venkataiah, V.R.Kumar, S.Maheswaram, N. Jains, S.D. Gupta and S.K. Manhas “Design and simulation of CNT based nano-transistor for greenhouse gas detection”, Journal of nanoelectronics and optoelectronics, Vol. 12, pp. 1-9, April, 2018. https://doi.org/10.1166/jno.2017.2133

C.Venkataiah, K. Satyaprasad, T. Jayachandra Prasad “Effect of Interconnect parasitic variations on circuit performance parameters” IEEE International conference on communication and electronics systems(ICCES), Coimbatore, India, pp. 289-292, October, 2016, 978-1-5090-1066-0/16/$31.00 ©2016 IEEE


Refbacks

  • There are currently no refbacks.