Open Access Open Access  Restricted Access Subscription Access

Constant Twofold Shortcoming Lenient Full Snake Configuration Utilizing Issue Discovery

Ashwin Raj

Abstract


Further developed trouble of the circuit will in general decay the dependability radically and worked on propensity to disappointment. It is unreasonable to frame an ideal framework in this way, it is necessary to make a framework adaptation to non-critical failure. The shortcoming open minded framework is equipped for testing explicit equipment or programming parts, power breakdown, or a few unusual issues regardless meet the necessities. In this paper, our point is to plan a low power, region effective, fast arranged self-checking and self-fixing shortcoming open minded full viper circuit that can check and rebuilding different flaws (single shortcoming and twofold shortcoming) simultaneously and that can detect separate defective full snake plan. The circuit of projected self-checking full snake configuration is to see both transient and stable deficiencies too as it can see different shortcomings at a similar moment of time. The proposed plan of self-fixing viper fixed numerous shortcomings identified by a self-really taking a look at snake. ~100 % identification and amendment of shortcoming is accounted for by the proposed self-checking and self-recognizing shortcoming lenient full viper circuit.


Full Text:

PDF

References


Somashekhar, V. M., & Singh, R. P. (2020). FPGA implementation of fault tolerant adder using verilog for high speed VLSI architectures. International Journal of Engineering and Advanced Technology (IJEAT) ISSN, 2249-8958.

Somashekhar, V. M., & Singh, R. P. (2019). Analysis of micro inversion to improve fault tolerance in high speed VLSI circuits. International Research Journal of Engineering and Technology (IRJET), 6(03), 5041-5044.

Malipatil, S. (2017). Review and Analysis of Glitch Reduction for Low Power VLSI Circuits. International Journal for Research in Applied Science & Engineering Technology (IJRASET).

Geetha, B. T., Padmavathi, B., & Perumal, V. (2017, September). Design methodologies and circuit optimization techniques for low power CMOS VLSI design. In 2017 IEEE International Conference on Power, Control, Signals and Instrumentation Engineering (ICPCSI) (pp. 1759- 1763). IEEE.

Hiremath, S., Mathad, A., Hosur, A., & Koppad, D. (2017, August). Design of low power standard cells using full swing gate diffusion input. In 2017 International Conference on Smart Technologies for Smart Nation (Smart Tech Con) (pp. 940-945). IEEE.


Refbacks

  • There are currently no refbacks.