Open Access Open Access  Restricted Access Subscription Access

Review Paper on Fault Tolerant CEM Networks

Nikhil Shetty, Sujata Priyambada Mishra

Abstract


Circuit Emulation (CEM) is a technique of creating a virtual connection of Time Division Multiplex (TDM) devices over an IP network. According to Nemertes Research report, 72% of the companies still use TDM infrastructure. Since TDM is a resource inefficient technique, this paper provides methods to transfer TDM information over IP network. This paper also discusses the challenges involved in the sending TDM information over IP and also provides techniques to overcome the issue. CEM is a technique of creating a virtual TDM connection over a IP network. IP network being a best effort delivery service faces various issues during emulation of a TDM connection. TDM being a guaranteed delivery service cannot handle packet loss which occur due to IP networks and all the packet loss must be compensated by the emulation service. In IP, the data can be fragmented and each fragment can travel through an independent path and this gives rise to jitter. If there is any inter packet jitter then it will be a huge issue during voice based application such as VoIP over TDM emulated network. Ways to overcome these issues in an efficient and effective ways has been discussed in this paper.

 

Keywords: Circuit emulation, time division multiplexing, automation, fault analysis, error correction, ELK stack, natural language processing


Full Text:

PDF

References


Polycarpou, M. M., & Helmicki, A. J. (1995). Automated fault detection and accommodation: a learning systems approach. IEEE Transactions on Systems, Man, and Cybernetics, 25(11), 1447-1458.

Pham, H., Nordmann, L., & Zhang, Z. (1999). A general imperfect-software-debugging model with S-shaped fault-detection rate. IEEE Transactions on reliability, 48(2), 169-175.

Albayrak, N., Özdemir, A., & Zeydan, E. (2018, May). An overview of artificial intelligence based chatbots and an example chatbot application. In 2018 26th Signal processing and communications applications conference (SIU) (pp. 1-4). IEEE.

Zong, Z., & Hong, C. (2018, September). On application of natural language processing in machine translation. In 2018 3rd International Conference on Mechanical, Control and Computer Engineering (ICMCCE) (pp. 506-510). IEEE.

Navas, B., Sander, I., & Öberg, J. (2015, June). Towards cognitive reconfigurable hardware: Self-aware learning in RTR fault-tolerant SoCs. In 2015 10th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC) (pp. 1-8). IEEE.

Yang, H., Touria, E. M., & Edrington, C. (2016, September). Real-time sensor fault detection and isolation in power system with hardware implementation. In 2016 North American Power Symposium (NAPS) (pp. 1-5). IEEE.

Ramadhan, S., Hariadi, F. I., & Ahmad, A. S. (2017, October). FPGA based hardware implementation of fault detection for microgrid applications. In 2017 International Symposium on Electronics and Smart Devices (ISESD) (pp. 154-157). IEEE.

Al-Mahbashi, I. Y. M., Potdar, M. B., & Chauhan, P. (2017, July). Network security enhancement through effective log analysis using ELK. In 2017 International Conference on Computing Methodologies and Communication (ICCMC) (pp. 566-570). IEEE.


Refbacks

  • There are currently no refbacks.