Open Access Open Access  Restricted Access Subscription Access

Enhancement in Speed of BCD Adder

Akarsh Shrivastava, K. B. Ramesh

Abstract


Almost all applications work with decimal data and spend the majority of their time doing so. Software implementation of decimal arithmetic is typically 100 times slower than hardware implementation of binary arithmetic. As a result, hardware with decimal arithmetic functionality is necessary. A high-speed binary coded decimal (BCD) adder is proposed in this study. By enhancing parallelism, the suggested adder improves the delay of BCD addition. Two 4-bit binary adders, a carry network, one AND gate, and one OR gate make up the proposed BCD adder's critical path. The programs for the proposed reduced delay BCD adder and the Conventional BCD adder are created in Verilog to compare delays.

 

Keywords: BCD, adders, AND gate


Full Text:

PDF

References


Bayrakci, A. A., & Akkas, A. (2007, July). Reduced delay BCD adder. In 2007 IEEE International Conf. on Application-specific Systems, Architectures and Processors (ASAP) (pp. 266-271). IEEE.

Burks, A. W., Goldstine, H. H., & Neumann, J. V. (1982). Preliminary discussion of the logical design of an electronic computing instrument. In The Origins of Digital Computers (pp. 399-413). Springer, Berlin, Heidelberg.

Wakerly, J. F. (2008). Digital Design: Principles and Practices, 4/E. Pearson Education India.

Schmookler, M. S., & Weinberger, A. (1971). High speed decimal addition. IEEE Transactions on Computers, 100(8), 862-866.

Thompson, J., Karra, N., & Schulte, M. J. (2004, February). A 64-bit decimal floating-point adder. In IEEE Computer Society Annual Symposium on VLSI (pp. 297-298). IEEE.

Shirazi, B., Yun, D. Y., & Zhang, C. N. (1989). RBCD: Redundant binary coded decimal adder. IEE Proceedings E-Computers and Digital Techniques, 136(2), 156-160.


Refbacks

  • There are currently no refbacks.