Open Access Open Access  Restricted Access Subscription Access

Ternary Logic Full Adder Circuit Using 3×1 Multiplexer

C. VENKATAIAH, M. Chennakesavulu, N. Ramanjaneyulu, Y. Mallikarjuna Rao, Anchula Sathish, Manjula Jayamma

Abstract


In this paper, a new ternary adders which are fundamental components of ternary addition, are presented. An algorithm is applied for synthesis that combines a geometrical representation with unary operators of multi valued logic which has taken from the previous researchers. The geometric demonstration enables scanning suitably to obtain simple sum-of-products expressions in terms of unary operators. Further, designed a full adder circuit of ternary logic using ternary 3×1 multiplexer using CNTFETs which is synthesized using the presented algorithm which has given the better performance than the conventional ones. A simulator tool has been used to simulate all the designed digital circuits. The proposed circuit has taken the very less number of transistors so that the complexity and power consumptions has been reduced. Further calculated the average power consumption for all the proposed designs.


Full Text:

PDF

References


Venkataiah, C., Ramanjaneyulu, N., Rao, Y. M., Prakash, V. S., Murthy, M. L., & Rao, N. S. (2022). Design and performance analysis of buffer inserted on-chip global nano interconnects in VDSM technologies. Nanotechnology for Environmental Engineering, 7(3), 775-781.

Sulochana, V., Venkataiah, C., Agrawal, S., & Singh, B. (2021). Novel Circuit Model of Multi-walled CNT Bundle Interconnects Using Multi-valued Ternary Logic. IETE Journal of Research, 1-13.

Venkataiah, C., Satya-Prakash, V. N. V., Mallikarjuna, K., & Prasad, T. J. (2019). Investigating the effect of chirality, oxide thickness, temperature and channel length variation on a threshold voltage of MOSFET, GNRFET, and CNTFET. J Mech Continua Math Sci. https://doi. org/10.26782/jmcms. spl, 3(2019.09), 00018.

Kumbhare, V. R., Paltani, P. P., Venkataiah, C., & Majumder, M. K. (2019). Analytical study of bundled MWCNT and edged MLGNR interconnects: impact on propagation delay and area. IEEE Transactions on Nanotechnology, 18, 606-610.

Liang, J., Wu, B., Wang, Y. E., Niu, B., & Xie, X. (2019). Input–output finite-time stability of fractional-order positive switched systems. Circuits, Systems, and Signal Processing, 38, 1619-1638.

Venkataiah, C., Satyaprasad, K., & Prasad, T. J. (2018). FDTD algorithm to achieve absolute stability in performance analysis of SWCNT interconnects. Journal of computational electronics, 17, 540-550.

Venkataiah, C., Satyaprasad, K., & Prasad, T. J. (2018). Crosstalk Induced Performance Analysis of Single Wall Carbon Nanotube Interconnects Using Stable Finite-Difference Time-Domain Model. Journal of nanoelectronics and optoelectronics, 13(6), 846-855.

Venkataiah, C., Satyaprasad, K., & Prasad, T. J. (2018). Signal integrity analysis for coupled SWCNT interconnects using stable recursive algorithm. Microelectronics journal, 74, 13-23.

SaikumarReddy, C. V., Venkataiah, C., Kumar, V. R., Maheshwaram, S., Jain, N., Dasgupta, S., & Manhas, S. K. (2018). Design and simulation of CNT based nano-transistor for greenhouse gas detection. Journal of Nanoelectronics and Optoelectronics, 13(4), 593-601.

Kakinada, A. P., & Nandyal, A. P. (2018). Impact of Supply and Threshold Voltage Scaling on Performance of Cu and CNT Interconnects. International Journal of Pure and Applied Mathematics, 118(5), 117-126.


Refbacks

  • There are currently no refbacks.