Open Access Open Access  Restricted Access Subscription Access

Low Power D Flip-Flop for VLSI Applications

Raghav Sharma, K. B. Ramesh

Abstract


FF are elementary memory principles and are used to store information. They're used in construction of RAMs, latches, shift registers, counters and other digital circuits. This paper proposes new and innovative designs for D -FF. The designs have power dispersal significantly lower than the former FF designs. In the first proposed design two gated leakage transistors were introduced in the output gate using GALEOR approach. Design is tested for varied substrate bias voltages in sub-threshold region to conclude for better design. Relative simulation results show that area and power effective SET D- FF design is better choice for mobile operations.

 

Keywords: FF (flip flop), p-MOS, NMOS


Full Text:

PDF

References


Hanchate, N., & Ranganathan, N. (2004). LECTOR: a technique for leakage reduction in CMOS circuits. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 12(2), 196-205.

Katrue, S., & Kudithipudi, D. (2008, August). GALEOR: Leakage reduction for CMOS circuits. In 2008 15th IEEE International Conference on Electronics, Circuits and Systems (pp. 574-577). IEEE.

Kawaguchi, H., & Sakurai, T. (1998). A reduced clock-swing flip-flop (RCSFF) for 63% power reduction. IEEE Journal of Solid-State Circuits, 33(5), 807-811.

Kawai, N., Takayama, S., Masumi, J., Kikuchi, N., Itoh, Y., Ogawa, K., ... & Tanaka, Y. (2014). A fully static topologically-compressed 21-transistor flip-flop with 75% power saving. IEEE Journal of Solid-State Circuits, 49(11), 2526-2533.

Lin, J. F., Sheu, M. H., Hwang, Y. T., Wong, C. S., & Tsai, M. Y. (2017). Low-power 19-transistor true single-phase clocking flip-flop design based on logic structure reduction schemes. IEEE transactions on very large scale integration (VLSI) systems, 25(11), 3033-3044.

Sharma, T., Sharma, K. G., Singh, B. P., & Arora, N. (2010). Efficient interconnect design with novel repeater insertion for low power applications. World Scientific and Engineering Academy and Society (WSEAS) Transactions on Circuits and Systems, 9(3), 153-162.

Nedovic, N., Aleksic, M., & Oklobdzija, V. G. (2002, May). Comparative analysis of double-edge versus single-edge triggered clocked storage elements. In 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No. 02CH37353) (Vol. 5, pp. V-V). IEEE.

Sharma, K. G., Sharma, T., Singh, B. P., & Sharma, M. (2011, February). Modified SET D-flip flop design for low-power VLSI applications. In 2011 International Conference on Devices and Communications (ICDeCom) (pp. 1-5). IEEE.


Refbacks

  • There are currently no refbacks.