Open Access Open Access  Restricted Access Subscription Access

Design and Development of a Low Power High-Speed Hybrid Full Adder

Arcot S. Keshav, K. B. Ramesh

Abstract


In this paper I present a new hybrid FA design (mix of CMOS and pass transistor logic styles), which aims at achieving higher speed but keeping power dissipation low, and hence targeting low PDP. Our proposed FA and seven other existing FA designs are simulated in spice, using 45 nm low power model file, using standard test bed and test pattern (56 input transitions) [1, 2], and the simulation results of these eight designs are compared in terms of power dissipation, propagation delay and PDP. Simulation results proves that our proposed FA design has the lowest propagation delay and lowest PDP across the simulated supply voltage range and the frequency range.

 

Keywords: Average power, hybrid full adder (HFA), low power, power delay product and VLSI, CMOS, XOR, pass transistor logic


Full Text:

PDF

References


Singh, S. S., Leishangthem, D., Shah, M. N., & Shougaijam, B. (2020, November). A Unique design of hybrid full adder for the application of low power VLSI circuits. In 2020 4th international conference on electronics, communication and aerospace technology (ICECA) (pp. 260-264). IEEE.

Tung, C. K., Hung, Y. C., Shieh, S. H., & Huang, G. S. (2007, April). A low-power high-speed hybrid CMOS full adder for embedded system. In 2007 IEEE Design and Diagnostics of Electronic Circuits and Systems (pp. 1-4). IEEE.

Hasan, M., Hossein, M. J., Hossain, M., Zaman, H. U., & Islam, S. (2019). Design of a scalable low-power 1-bit hybrid full adder for fast computation. IEEE Transactions on Circuits and Systems II: Express Briefs, 67(8), 1464-1468.

Mewada, M., & Zaveri, M. (2016, May). A low-power high-speed hybrid full adder. In 2016 20th International Symposium on VLSI Design and Test (VDAT) (pp. 1-2). IEEE.


Refbacks

  • There are currently no refbacks.