Open Access Open Access  Restricted Access Subscription Access

Fault Diagnosis using Low Density Parity Check

Sachin Rajput

Abstract


A FPGA based computerized framework configuration is one of the ongoing applications in the unique climate. The unwavering quality of the gadgets estimated through the different issue analysis. FPGA based gadgets either free or a ward to the application. The Low Density Parity Check (LDPC)-based fault diagnosis that is suggested in this article is The C432 benchmark circuit is modified with LDPC plan to conclusion the stuck at faultsin the circuit. The iterative moving of pieces in the register actually take a look at the shortcoming in the circuit. The benchmark circuit execution uncovers the productive issue conclusion in view of LDPC conspire. The relative examination between the Bose, Chaudhuri, and Hocquenghem (BCH) and proposed LDPC affirms the powerful shortcoming determination in FPGA.


Full Text:

PDF

References


Tahoori, M. B. (2010). High resolution application specific fault diagnosis of FPGAs. IEEE transactions on very large scale integration (VLSI) systems, 19(10), 1775-1786.

Bernardeschi, C., Cassano, L., Cimino, M. G. C. A., & Domenici, A. (2012, January). Application of a genetic algorithm for testing SEUs in SRAM-FPGA Systems. In Proceedings of the 6th HiPEAC Workshop on Reconfigurable Computing (WRC2012).

Lockwood, J. W., Gupte, A., Mehta, N., Blott, M., English, T., & Vissers, K. (2012, August). A low-latency library in FPGA hardware for high-frequency trading (HFT). In 2012 IEEE 20th annual symposium on high-performance interconnects (pp. 9-16). IEEE.

Rodríguez-Blanco, M. A., Claudio-Sánchez, A., Theilliol, D., Vela-Valdés, L. G., Sibaja-Terán, P., Hernández-González, L., & Aguayo-Alquicira, J. (2010). A failure-detection strategy for IGBT based on gate-voltage behavior applied to a motor drive system. IEEE Transactions on Industrial Electronics, 58(5), 1625-1633.

Bernardeschi, C., Cassano, L., Cimino, M. G., & Domenici, A. (2013). GABES: A genetic algorithm based environment for SEU testing in SRAM-FPGAs. Journal of Systems Architecture, 59(10), 1243-1254.

Shahzad, K., Cheng, P., & Oelmann, B. (2012). Architecture exploration for a high-performance and low-power wireless vibration analyzer. IEEE Sensors Journal, 13(2), 670-682.

Abdelfattah, M. S., Bauer, L., Braun, C., Imhof, M. E., Kochte, M. A., Zhang, H., ... & Wunderlich, H. J. (2012, June). Transparent structural online test for reconfigurable systems. In 2012 IEEE 18th International On-Line Testing Symposium (IOLTS) (pp. 37-42). IEEE.

Sidiropoulos, H., Figuli, P., Siozios, K., Soudris, D., & Becker, J. (2013, September). A platform-independent runtime methodology for mapping multiple applications onto FPGAs through resource virtualization. In 2013 23rd International Conference on Field programmable Logic and Applications (pp. 1-4). IEEE.

Chung, E. S., & Papamichael, M. K. (2013, April). Shrinkwrap: Compiler-enabled optimization and customization of soft memory interconnects. In 2013 IEEE 21st Annual International Symposium on Field-Programmable Custom Computing Machines (pp. 113-116). IEEE.

Yang, M., Lai, J., & Almaini, A. E. A. (2014). An Architecture Independent Packing Method for LUT-based Commercial FPGA. J. Comput., 9(5), 1131-1137.


Refbacks

  • There are currently no refbacks.