Low Complexity and Critical Path Based VLSI Architecture for LMS Adaptive Filter
Abstract
In these techniques, we have a tendency to address these limitations and propose a method to perturb bate the coefficients of a baseline FIR filter supported an in depth power characterization of the enforced multipliers so as to realize dynamic power savings at the expense of a small degradation in quality. This power characterization was accustomed derive associate formula that modifies the baseline filter coefficients to cut back the dynamic power consumption of the multipliers whereas maintaining a suitable degradation of the filter quality.
Keywords: Least mean square (LMS), offset binary coding
Full Text:
PDFReferences
Alioto M. Enabling the Internet of Things: From Integrated Circuits to Integrated Systems. Cham, Switzerland: Springer International, 2017.
Blaauw D., et al. IoT design space challenges: Circuits and systems. In Symposium VLSI Technol (VLSI-Technol.), Dig. Tech. Papers, Jun. 2014, 1–2.
Rossi D., Loi I., Pullini A., Benini L. Ultra-low-power digital architectures for the Internet of Things in Enabling the Internet of Things: From Integrated Circuits to Integrated Systems. Cham, Switzerland: Springer International, 2017.
Huan Y., et al. A 101.4 GOPS/W reconfigurable and scalable control centric embedded processor for domain-specific applications. IEEE Trans. Circuits Syst. I, Reg. Papers, 63(12), 2245–2256, Dec. 2016.
Rossi D., et al. 193 MOPS/mW @ 162 MOPS, 0.32V-1.15V voltage range multi-core accelerator for energy efficient parallel and sequential digital processing. In Proc. 19th IEEE Symposium Low-Power High-Speed Chips (COOL CHIPS), Apr. 2016, 1–3.
Refbacks
- There are currently no refbacks.