Open Access Open Access  Restricted Access Subscription Access

Design and Implementation of Arithmetic and Logic Unit (ALU) using Novel Reversible Gates in Quantum Cellular Automata

Likitha S., K. B. Ramesh

Abstract


In the contemporary scenario, power consumption, speed, size and heat dissipation are the huge challenge in the semiconductor industries. The conceivable arrangement for these two issues is the Reversible Logic and Quantum Cellular Automata (QCA). In this paper Novel Reversible Gates are proposed with Reversibility and Universality. The Arithmetic and Logic Unit (ALU) is designed with the proposed Reversible Gates in Reversible Logic. The Arithmetic and Logic Unit is designed by setting the control inputs for each unit. The parameters taken into consideration are Quantum Cost (QC), Garbage Outputs (GO), Constant Inputs (CI), Area, Number of Cells and Simulation Time. The proposed ALU embracing Novel gates finds utilization in low power applications. Moreover it can be used as the module in the Quantum computers due to its decreased Quantum Cost and Garbage outputs. The Proposed amplifies its applications over Quantum Computing, Optical Computing, Nanotechnology and DNA mapping.

 

Keywords: Reversible Logic, quantum cost, garbage outputs


Full Text:

PDF

References


Simon, H. (Ed.). (2008). Chapman & Hall/CRC Computational Science Series. Chapman & Hall/CRC.

Mamataj, S., Das, B., Saha, D., Banu, N., Banerjee, G., & Das, S. (2014). Designing of efficient adders by using a novel reversible SDNG gate. International Journal of Computer Science Issues (IJCSI), 11(3), 51.

Guan, Z., Li, W., Ding, W., Hang, Y., & Ni, L. (2011, August). An arithmetic logic unit design based on reversible logic gates. In Proceedings of 2011 IEEE Pacific Rim Conference on Communications, Computers and Signal Processing (pp. 925-931). IEEE.

Sen, B., Dutta, M., Goswami, M., & Sikdar, B. K. (2014). Modular design of testable reversible ALU by QCA multiplexer with increase in programmability. Microelectronics Journal, 45(11), 1522-1532.

Sen, B., Dutta, M., Some, S., & Sikdar, B. K. (2014). Realizing reversible computing in QCA framework resulting in efficient design of testable ALU. ACM Journal on Emerging Technologies in Computing Systems (JETC), 11(3), 1-22.

Syamala, Y., & Tilak, A. V. N. (2011, April). Reversible arithmetic logic unit. In 2011 3rd International Conference on Electronics Computer Technology (Vol. 5, pp. 207-211). IEEE.

Mardiris, V., Mizas, C., Fragidis, L., & Chatzis, V. (2008, July). Design and simulation of a QCA 2 to 1 multiplexer. In 12th WSEAS International conference on computers, Heraklion, Greece (pp. 572-576).

Biswas, P., Gupta, N., & Patidar, N. (2014). Basic reversible logic gates and it’s QCA implementation. Int. Journal of Engineering Research and Applications, 4(6), 12-16.

Gopal, L., Mahayadin, N. S. M., Chowdhury, A. K., Gopalai, A. A., & Singh, A. K. (2014, September). Design and synthesis of reversible arithmetic and Logic Unit (ALU). In 2014 International Conference on Computer, Communications, and Control Technology (I4CT) (pp. 289-293). IEEE.


Refbacks

  • There are currently no refbacks.