Open Access Open Access  Restricted Access Subscription Access

Design and Analysis of Low Power High Speed Shift and Add Multiplier for Error Tolerant Applications

M. Manikanda Prabhu, K. B. Ramesh

Abstract


In Adder circuit, the carry propagation from Least Significant Bit (LSB) to Most Significant Bit (MSB) is mostly responsible for the delay in the adder circuit. In modern VLSI technology errors of any kind are expected. Some errors like multimedia processing. In the circuit some glitches dissipate some dynamic power dissipation. If the glitches are removed or eliminated it improves the speed and power consumption of the circuit. For the current adder cell, the standard shift and add multiplier is an extension of error-tolerant mechanism. The objective of this paper is to design high speed adder to give an optimum result in terms of area, speed and power consumption. Various multipliers and adders are analysed and compare. Performance parameters are compared.

 

Keywords: Least significant bit (LSB), most significant bit (MSB), adder circuit, multipliers, error tolerant technique

 



Full Text:

PDF

References


Rajesh, K., & Reddy, G. U. (2019, January). FPGA Implementation of Multiplier-Accumulator Unit using Vedic multiplier and Reversible gates. In 2019 Third International Conference on Inventive Systems and Control (ICISC) (pp. 467-471). IEEE.

Ozcan, E., & Erdem, S. S. (2019, July). A High Performance Full-Word Barrett Multiplier Designed for FPGAs with DSP Resources. In 2019 15th Conference on Ph. D Research in Microelectronics and Electronics (PRIME) (pp. 73-76). IEEE.

Vijeyakumar, K. N., Komanduri, V. S. S. Suji, C. C. G. (2011). Science Publications. Journal of Computer Science, 7(12), 1839-1845.

Breuer, M. A., Gupta, S. K., & Mak, T. M. (2004). Defect and error tolerance in the presence of massive numbers of defects. IEEE Design & Test of Computers, 21(3), 216-227.

Sterpone, L., Sonza Reorda, M., Violante, M., Kastensmidt, F. L., & Carro, L. (2007). Evaluating different solutions to design fault tolerant systems with SRAM-based FPGAs. Journal of Electronic Testing, 23(1), 47-54.


Refbacks

  • There are currently no refbacks.