Open Access
Subscription Access
Comparative Study of a Low-Power High-Speed Arithmetic Logic Unit Design Techniques
Abstract
The Arithmetic Logic Unit is the most important unit of a microprocessor. It performs complex operations for the processing unit and is considered as the fundamental building block of a CPU. Because of its importance in the VLSI industry, it is always a major challenge to make it high-speed, low-power consuming, robust, and compact. In this paper five different techniques, CMOS, GDI, MGDI, TGL, and PTL are used to design a 1-bit ALU with 8 different logical and arithmetic operations. The results are compared with respect to three different parameters, Transistor count, Power dissipation, and Time delay. Proposed designs with every logic technique are simulated in Cadence Virtuoso software using the MOSFET gpdk90 library.
References
Lojek, Bo (2007). History of Semiconductor Engineering. Springer. p. 330. ISBN 9783540342588.
Yalla Hareesh, Yelithoti Sravana Kumar, Design and Operation of 4X1 Low Power Multiplexer using Different Logics, International Journal of Emerging Science and Engineering (IJESE), ISSN: 2319–6378, Volume-4 Issue-8, February 2017. Available at: https://www.ijese.org/wpcontent/uploads/Papers/v4i8/H1153024817.pdf
A. Morgenshtein, A. Fish and I. A. Wagner, Gate-diffusion input (GDI): a power-efficient method for digital combinatorial circuits, in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 10, no. 5, pp. 566-581, Oct. 2002, Available at doi: 10.1109/TVLSI.2002.801578
E. Pavani, Dr. V. Ashok Kumar, A. Jaya Lakshmi, Performance Evalution of Gate Diffusion Input and Modified Gate Diffusion Input Techniques for Multipliers and Fast Adders design, International Research Journal of Engineering and Technology (IRJET), Volume: 06 Issue: 07, July 2019, Available at: https://www.irjet.net/archives/V6/i7/IRJET-V6I7509.pdf
R.Uma, P. Dhavachelvan , Modified Gate Diffusion Input Technique: A New Technique for Enhancing Performance in Full Adder Circuits, Procedia Technology, Volume 6, 2012, Pages 74-81, ISSN 2212-0173, Available at: https://doi.org/10.1016/j.protcy.2012.10.010.
V Xinghao Chen, Nur A. Touba, CHAPTER 2 - Fundamentals of CMOS design, Editor(s): Laung-Terng Wang, Yao-Wen Chang, Kwang-Ting (Tim) Cheng, Electronic Design Automation, Morgan Kaufmann, 2009, Pages 39-95, ISBN 9780123743640, Available at: https://doi.org/10.1016/B978-0-12-374364-0.50009-6.
Gowthaman, Naveenbalaji & Aathira, V & Ambhikavathi, K & Geethiga, S & Havin, R, COMBINATIONAL CIRCUITS USING TRANSMISSION GATE LOGIC FOR POWER OPTIMIZATION., International Research Journal of Engineering and Technology. 03. 649-654.
S. Selvi, S. Pradeep, 6 Transistor Full Adder Circuit Using Pass Transistor Logic, Journal of Chemical and Pharmaceutical Sciences, JCHPS Special Issue 1: February 2017, ISSN: 0974-2115, Available at:https://www.jchps.com/specialissues/2017%20Special%20Issue%201/MKCE%20-ECE%20-%2004.pdf
Purnima, Kuruma, S. Adilakshmi, M. Bindu Sahithi, A. Jhansi Rani and J. Poornima, Design of Modified Shannon Based Full Adder Cell Using PTL Logic for Low Power Applications, (IJCSIT) International Journal of Computer Science and Information Technologies, Vol. 3 (1) , 2012, 2964 – 2968, Available at: https://ijcsit.com/docs/Volume%203/Vol3Issue1/ijcsit2012030107.pdf
M Amitha and Deepa, Comparison between CMOS full adder and PTL full adde, IOP Conf. Series: Materials Science and Engineering 1065 (2021) 012047, Available at: doi:10.1088/1757-899X/1065/1/012047V
Refbacks
- There are currently no refbacks.