Open Access Open Access  Restricted Access Subscription Access

Design and Implementation of Comparator circuit using Advanced Logic Technologies

Shreesha Kumara K, K B Ramesh

Abstract


In the ever-evolving landscape of digital systems, the need for efficient and high-performance comparators has become increasingly vital. This paper presents the design and implementation of an N-bit comparator circuit, where N represents the number of bits for comparison. The comparator is a crucial component in digital systems, finding applications in areas such as arithmetic operations, data sorting, and decision-making processes. The proposed N-bit comparator leverages advanced logic technologies to achieve enhanced speed, reduced power consumption, and improved reliability. The design incorporates a combination of parallel comparison architecture and optimized logic gates to ensure efficient operation for multi-bit inputs.


Full Text:

PDF

References


“An Energy-Efficient Comparator With Dynamic Floating Inverter Amplifier”, Xiyuan Tang , Member, IEEE, Linxiao Shen , Student Member, IEEE, Begum Kasap, Student Member, IEEE, Xiangxing Yang , Student Member, IEEE, Wei Shi, Student Member, IEEE, Abhishek Mukherjee , Student Member, IEEE, David Z. Pan , Fellow, IEEE, and Nan Sun, Senior Member, IEEE,2024

“Design and analysis of low-power and area efficient N-bit parallel binary comparator”, Chang Chua1 • R. B. N. Kumar1 • B. Sireesha2 , 2023

“High-speed and area-efficient scalable N-bit digital comparator”, Piyush Tyagi1, Rishikesh Pandey, Department of Electronics and Communication Engineering, Thapar Institute of Engineering and Technology, Patiala, India, 2022

“1-Bit Comparator Designed by Multithreshold FinFET based Sleep Transistor Technique in 18nm” 2023 International Conference on Distributed Computing and Electrical Circuits and Electronics (ICDCECE) | 979-8-3503-4745-6/23/$31.00 ©2023 IEEE

“Carbon Nanotube Field Effect Transistor and Resistive Random Access Memory based 2-bit Ternary Comparator”

8th International Conference on Intelligent and Advanced Systems (ICIAS) | 978-1-781-7666-6/21/$31.00 ©2021 IEEE

“VLSI Implementation of a High Speed and Area efficient N-bit Digital CMOS Comparator”, 2021 Second International Conference on Smart Technologies in Computing, Electrical and Electronics (ICSTCEE) | 978-1-6654-8297-4/21/$31.00 ©2021 IEEE,


Refbacks

  • There are currently no refbacks.