Open Access
Subscription Access
Design of Novel 64- bit Multiplier-Accumulator using Vedic Multiplier & Hybrid Adder
Abstract
Multiplication and accumulation form the core of numerous digital applications, including image processing, AI inference, and embedded system operations. This paper presents a 64-bit multiplier-accumulator (MAC) architecture that incorporates the Urdhva Tiryagbhyam method from Vedic mathematics for fast and efficient multiplication. The proposed design leverages a hybrid adder architecture, combining Carry Skip Adder (CSKA) and Ripple Carry Adder (RCA), to achieve a balance between speed, power efficiency, and chip area. Implemented in Verilog HDL and synthesized using Xilinx Vivado, the proposed unit exhibits significant enhancements in delay, area, and power consumption when compared with conventional approaches.
References
A. Balachandar, A. Patel and S. R. Ramesh, "Design of a Vedic Multiplier based 64-bit Multiplier Accumulator Unit," 2024 5th International Conference on Innovative Trends in Information Technology (ICITIIT), Kottayam, India, 2024, pp. 1-7.
K. Dwivedi, R. K. S. Sharma and A. Chunduri, "Hybrid Multiplier-Based Optimized MAC Unit," 2018 9th International Conference on Computing, Communication and Networking Technologies (ICCCNT), Bengaluru, India, 2018, pp. 1-4, doi: 10.1109/ICCCNT.2018.8493886.
M. Yuvaraj, B. J. Kailath and N. Bhaskhar, "Design of optimized MAC unit using integrated vedic multiplier," 2017 International conference on Microelectronic Devices, Circuits and Systems (ICMDCS), Vellore, India, 2017, pp. 1-6, doi: 10.1109/ICMDCS.2017.8211704.
K. Lilly, S. Nagaraj, B. Manvitha and K. Lekhya, "Analysis of 32-Bit Multiply and Accumulate unit (MAC) using Vedic Multiplier," 2020 International Conference on Emerging Trends in Information Technology and Engineering (ic-ETITE), Vellore, India, 2020, pp. 1-4, doi: 10.1109/ic-ETITE47903.2020.413.
S China Venkateswarlu, N Uday Kumar, N Sandeep Kumar, Aannam Karthik, V Vijay. “Implementation of area optimized low power multiplication and accumulation” International Journal of Innovative Technology and Exploring Engineering (IJITEE) 9 (9), 2278-3075, 2019.
R. Nicole, “FPGA Implementation of Multiplier-Accumulator Unit using Vedic multiplier and Reversible gates,” J International Conference on Inventive Systems and Control (ICISC 2019) IEEE Xplore Part Number: CFP19J06-ART; ISBN: 978-1-5386-3950-4.
D. S. Manikanta, K. S. S. Ramakrishna, M. Giridhar, N. Avinash, T. Srujan and Ramesh S. R, "Hardware Realization of Low power and Area Efficient Vedic MAC in DSP Filters," 2021 5th International Conference on Trends in Electronics and Informatics (ICOEI), Tirunelveli, India, 2021, pp. 46-50.
E. V. Babu, S. Talasila, N. Divya, S. S. Deva and C. Vani, "Analysis of Low-Delay in 64-bit Vedic multiplier based MAC unit," 2023 International Conference for Advancement in Technology (ICONAT), Goa, India, 2023, pp. 1-6.
I U. Penchalaiah and S. K. VG, "Design of High-Speed and Energy Efficient Parallel Prefix Kogge Stone Adder," 2018 IEEE International Conference on System, Computation, Automation and Networking (ICSCA), Pondicherry, India, 2018, pp. 1-7.
R. Kumari and R. Mehra, "Power and delay analysis of CMOS multipliers using Vedic algorithm," 2016 IEEE 1st International Conference on Power Electronics, Intelligent Control and Energy Systems (ICPEICES), Delhi, India, 2016, pp. 1-6 https://www.geeksforgeeks.org/vedic-maths/.
Refbacks
- There are currently no refbacks.