Open Access Open Access  Restricted Access Subscription Access

CMOS Circuit Techniques Multipliers with Low Power and High Performance

Suhas S. K., K. B. Ramesh

Abstract


This newsletter offers a circuit approach for the redundant layout of a low-density CMOS. The new complete adder circuit become mode led and fabricated the usage of 0.8pm CMOS era. Complete Transistor good judgment switch Gate (CPLTG) gives 50% energy financial savings as compared to adders. CMOS popular adder. The Boot CPL Implementation encoder provided 30% electricity financial savings and 15% speedup. As compared to static using CMOS. Despite the fact that prepared schemes (sixteen x sixteen) b are iterated the use of the sales space algorithm, the implementation (6×6) b is used as a check automobile to reduce the simulation time. Case (6×6) b, implementation of based on CPLTG resulted in 18% strength financial savings. 30% quicker than and conventional CMOS. MOST digital signal processor (DSP) systems incorporate a multiplication unit to implement algorithms such as convolution and filtering. 


Full Text:

PDF

References


Fridi, A. R. (1994). Partial multiplication: A low-power approach for parallel multiplier. ECE729 Course Project, Dept. Electrical and Computer Eng., Univ. Waterloo.

Cavanagh, J. J. F. (1984). Computer Science Series: Digital Computer Arithmetic.

Bellaouar, A., & Elmasry, M. (2012). Low-power digital VLSI design: circuits and systems. Springer Science & Business Media.

Suzuki, M., Ohkubo, N., Shinbo, T., Yamanaka, T., Shimizu, A., Sasaki, K., & Nakagome, Y. (1993). A 1.5-ns 32-b CMOS ALU in double pass-transistor logic. IEEE Journal of Solid-State Circuits, 28(11), 1145-1151.

Abu-Khater, I. S., Yan, R. H., Bellaouar, A., & Elmasry, M. I. (1994, October). A 1-V low-power high-performance 32-bit conditional sum adder. In Proceedings of 1994 IEEE Symposium on Low Power Electronics (pp. 66-67). IEEE.


Refbacks

  • There are currently no refbacks.