Open Access Open Access  Restricted Access Subscription Access

LMS Adaptive Filter: Low Complexity and Critical Path Based VLSI Architecture

K. Valpanaj

Abstract


In these procedures, we tend to address these constraints and propose a strategy to bother bate the coefficients of a pattern FIR channel upheld a top to bottom power portrayal of the implemented multipliers in order to acknowledge dynamic power reserve funds to the detriment of a little debasement in quality. In order to reduce the dynamic power consumption of the multipliers while maintaining a suitable degradation of the filter quality, this power characterization was used to derive a formula that modifies the baseline filter coefficients.


Full Text:

PDF

References


Alioto, M. (Ed.). (2017). Enabling the internet of things: From integrated circuits to integrated systems. Springer.

Blaauw, D., Sylvester, D., Dutta, P., Lee, Y., Lee, I., Bang, S., ... & Choi, M. (2014, June). IoT design space challenges: Circuits and systems. In 2014 Symposium on VLSI Technology (VLSI-Technology): Digest of Technical Papers (pp. 1-2). IEEE.

Rossi, D., Loi, I., Pullini, A., & Benini, L. (2017). Ultra-low-power digital architectures for the internet of things. Enabling the Internet of Things: From Integrated Circuits to Integrated Systems, 69-93.

Huan, Y., Ma, N., Mao, J., Blixt, S., Lu, Z., Zou, Z., & Zheng, L. R. (2016). A 101.4 GOPS/W reconfigurable and scalable control-centric embedded processor for domain-specific applications. IEEE Transactions on Circuits and Systems I: Regular Papers, 63(12), 2245-2256.

Rossi, D., Pullini, A., Loi, I., Gautschi, M., Gurkaynak, F. K., Teman, A., ... & Benini, L. (2016, April). 193 MOPS/mW@ 162 MOPS, 0.32 V to 1.15 V voltage range multi-core accelerator for energy efficient parallel and sequential digital processing. In 2016 IEEE Symposium in Low-Power and High-Speed Chips (COOL CHIPS XIX) (pp. 1-3). IEEE.


Refbacks

  • There are currently no refbacks.