Open Access Open Access  Restricted Access Subscription Access

Novel Approach to Suppress Crosstalk in Through-Silicon Vias

M. Siva Kumar, V. Pravallika, B. Rojitha, P. Mahendra, A. Srujana

Abstract


This research presents a novel technique for reducing crosstalk in ternary coupled through-silicon vias (TSVs). The study evaluates crosstalk effects in TSVs that utilize metallic liners made of multi-walled carbon nanotubes (MWCNTs) alongside dielectric liners composed of polymers such as polyimide, polypropylene carbonate (PPC), and benzo cyclobutene (BCB). To investigate various crosstalk challenges, a circuit model of coupled TSVs driven by a ternary inverter is developed. The proposed TSV designs are analyzed using the HSPICE simulation tool. A comparative study is conducted to assess the crosstalk behavior in MWCNT-based TSVs against single-walled carbon nanotube (SWCNT) TSVs. Additionally, key performance parameters, including power consumption, power-delay product (PDP), and energy-delay product (EDP), are evaluated against SWCNT-based TSVs. The study also examines the influence of TSV pitch variations on system performance. Notably, at increased pitch values, coupled TSVs incorporating BCB dielectric liners exhibit superior performance. Specifically, with a TSV pitch of 5000 μm, BCB-based TSV structures achieve up to a 40.03% performance improvement compared to SWCNT TSVs.

Full Text:

PDF

References


Wiley Online Library. (2024). Recent advancements in benzocyclobutene materials for 3D IC integration. Retrieved from https://onlinelibrary.wiley.com/.

ResearchGate. (2024). Development of laser and photo definable toughened benzocyclobutene dielectric materials for 3D-TSV integration. Retrieved from https://www.researchgate.net/.

Journal of Semiconductors. (2009). Wafer-level packaging using BCB interlayer dielectrics. Retrieved from https://www.jos.ac.cn/.

Nanyang Technological University Thesis. (2014). Thermal and fabrication challenges in 3D IC integration using BCB. Retrieved from https://dr.ntu.edu.sg/.

Banerjee, K., Souri, S. J., Kapur, P., & Saraswat, K. C. (2001). 3-D ICs: A novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration. Proceedings of the IEEE, 89(5), 602-633. https://doi.org/10.1109/5.933469.

Pattanaik, S., et al. (2021). A comprehensive review of 3D IC technology: Challenges and advancements. IEEE Access, 9, 87133-87148. https://doi.org/10.1109/ACCESS.2021.3087879.

Koyanagi, M., et al. (2008). Technology roadmap for 3D IC integration. Advances in Solid State Circuits Technologies. https://doi.org/10.5772/5401.

Souri, S. J., Banerjee, K., Saraswat, K. C. (2000). Multiple Si layer ICs: Motivation, performance analysis, and design implications. Proceedings of the Design Automation Conference (DAC), 213-220.https://doi.org/10.1109/DAC.2000.855288.

Li, Z., & Lim, S. K. (2012). Physical design and reliability analysis for 3D ICs with through-silicon-via (TSV) stacks. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 31(2), 188-200. https://doi.org/10.1109/TCAD.2011.2171735.

Tezzaron Semiconductor. (2022). 3D Integrated Circuits. Technical White Paper.http://www.tezzaron.com/.


Refbacks

  • There are currently no refbacks.