Open Access Open Access  Restricted Access Subscription Access

Review on Optimization of Delay and Power in 4 Bit Reversible Arithmetic Logic Gate

Vikash Pawar, Seema Shukla

Abstract


In today' world, the Reversible arithmetic logic unit (RALU) is in an exceedingly the vital elements of any system with multiple uses in computers, mobile devices, pocket calculators, and so on Reversible logic is beneficial in mechanical applications of nanotechnology, by eliminating slippery contact, particles in a restricted volume may be considerably reduced. Adders and numbers are the fundamental building blocks of the many computing units. We’ve got enforced a reversible arithmetic logic unit (RALU) supported reversible adders, subtractors, multipliers, and comparators. The reversible adder and subtractor are composed of TSG gates, the reversible multiplier consists of Fredkin gates and TSGs, and the comparator relies on the BJN gate. For optimization, a reversible 4-bit Reversible Logic Unit primarily based totally on 4-bit TSG logic gate. Comparing the applied layout with maximum combined path delay (MCPD), auxiliary input, garbage output, and delay. The preceding set of rules defined the layout in a comparable manner in phrases of energy intake and latency. For this we have studied various literature based on this and reviewed the best outcomes.

 

Keywords: Average power, TSG, delay, RALU and maximum combined path delay


Full Text:

PDF

References


Agarwal, A., Trivedi, A. K., Parashar, C., & Pandey, N. (2020, February). 4-Bit Arithmetic Logic Unit That Uses Adjustable Threshold Pseudo-Dynamic Logic. In 2020 7th International Conference on Signal Processing and Integrated Networks (SPIN) (pp. 1105-1109). IEEE.

Jayashree, H. V., Ashwin, S., & Agrawal, V. K. (2015, June). Berger check and fault tolerant reversible arithmetic component design. In 2015 IEEE International Conference on Electron Devices and Solid-State Circuits (EDSSC) (pp. 656-659). IEEE.

Jamal, L., & Babu, H. M. H. (2015, July). Design and implementation of a reversible central processing unit. In 2015 IEEE Computer Society Annual Symposium on VLSI (pp. 187-190). IEEE.

Hatkar, A. P., Hatkar, A. A., & Narkhede, N. P. (2014, January). ASIC design of reversible multiplier circuit. In 2014 International Conference on Electronic Systems, Signal Processing and Computing Technologies (pp. 47-52). IEEE.

Morrison, M., & Ranganathan, N. (2011, July). Design of a reversible ALU based on novel programmable reversible logic gate structures. In 2011 IEEE computer society annual symposium on VLSI (pp. 126-131). IEEE.

Gupta, A., Malviya, U., & Kapse, V. (2012, December). Design of speed, energy and power efficient reversible logic based vedic ALU for digital processors. In 2012 Nirma University International Conference on Engineering (NUiCONE) (pp. 1-6). IEEE.

Dixit, A., & Kapse, V. (1998). Arithmetic & logic unit (ALU) design using reversible control unit. Development, 32, 16-23.

Morrison, M., & Ranganathan, N. (2011, July). Design of a reversible ALU based on novel programmable reversible logic gate structures. In 2011 IEEE computer society annual symposium on VLSI (pp. 126-131). IEEE.

Thapliyal, H., & Ranganathan, N. (2011, March). A new reversible design of bcd adder. In 2011 Design, Automation & Test in Europe (pp. 1-4). IEEE.

Ali, M. B., Rahman, H. A., & Rahman, M. M. (2011). Design of a high performance reversible multiplier. International Journal of Computer Science Issues (IJCSI), 8(6), 134.


Refbacks

  • There are currently no refbacks.