Open Access
Subscription Access
Design and Development of Digital Arithmetic Circuits Employing CMOS Technology for Performance Enhancement
Abstract
To meet the increasing demands of the consumer electronics industry, design and development of sophisticated tools for even more processing power has become integral. For low power and real time applications, computationally concentrated digital signal processing algorithms are executed in committed VLSI systems. The new headways in CMOS innovation show a solid requirement for high speed, high density, low power, minimal expense arithmetic unit plan for pervasive use in larger part of leading edge business applications. Adder and Multipliers being the basic component in any computational hardware, its performance characteristics has been explored in depth by implementing CMOS topology.
Keywords: CMOS full adder, CMOS full subtractor, CMOS multiplier
References
Jhamb, M., & Lohani, H. (2016). Design, implementation and performance comparison of multiplier topologies in power-delay space. Engineering Science and Technology, an International Journal, 19(1), 355-363.
Wairya, S., Nagaria, R. K., & Tiwari, S. (2012). Performance analysis of high speed hybrid CMOS full adder circuits for low voltage VLSI design. VLSI Design, 2012.
Goel, N., & Garg, L. (2011). Comparative analysis of 4-bit cmos multipliers. In International Conference on VLSI, Communication & Instrumentation (ICVCI) (pp. 33-36).
Sharma, I., & Mehra, R. (2016). Delay Analysis of Half Subtractor using CMOS and Pass Transistor Logic. International Journal of Computer Application, 141, 12-16.
Kumar, A. P., Aditya, B. L. V. S. S., Sony, G., Prasanna, C., & Satish, A. (2019). Estimation of power and delay in CMOS circuits using LCT. Indones. J. Electr. Eng. Comput. Sci, 14, 990-998.
Navi, K., Kavehei, O., Rouholamini, M., Sahafi, A., Mehrabi, S., & Dadkhahi, N. (2008). Low-Power and High-Performance 1-Bit CMOS Full-Adder Cell. J. Comput., 3(2), 48-54.
Refbacks
- There are currently no refbacks.