Open Access
Subscription Access
DESIGN AND IMPLEMENTATION OF ALU SPEED OPTIMIZATION USING ADVANCED PIPELINING TECHNIQUE
Abstract
The optimization of calculation sense Unit( ALU) design is a critical aspect in the development of effective and high- performance digital systems. This abstract provides an overview of pivotal strategies and considerations for enhancing ALU functionality while minimizing area, power consumption, and maximizing speed. The focus is on achieving a balanced trade- off among these factors to meet the specific conditions of different operations. Through advanced pipelining overall achieving 70.33% increase in the clock speed. And core clock integrity making it helpful for gpu intensive tasks. Testability is integrated into the design with erected- in tone- test( BIST) features to simplify testing and opinion. Simulation tools are employed for comprehensive testing under different conditions, and Electronic Design automation( EDA) tools are employed for sense emulsion and optimization.
References
A New Low Power RTL Optimized 16-Bit Fixed Point ALU Using Hybrid Adder Logic Niladri Jana;Subham Das;Biswarup Mukherjee
2nd International Conference on Futuristic Technologies (INCOFT) Year: 2024 | Conference Paper | Publisher: IEEE.
Design and Evaluation of a 4-bit ALU and RAM System: A Step towards Ultra-Low Power Computing Arihant Pathak;Srishti Gupta;Biswajit Jena 2024 International Conference on Next Generation Electronics (NEleX) Year: 2024 | Conference Paper | Publisher: IEEE.
Five Stage Pipelined MIPS Processor Verification Scoreboard Module using UVM M.S.S.D. Amruth;B. Pavan Ramanendra Swamy;CH. Manish Venkata Satyanarayana;B. Revanth Kumar;V.P.M.B Aarthi;M. Ramesh 2023 International Conference in Advances in Power, Signal, and Information Technology (APSIT).
Digital System Design of ALU using Reversible Logic Gates
Ravi L S;Naveen K B 2023 International Conference on Recent Advances in Science and Engineering Technology (ICRASET)
Year: 2023 | Conference Paper | Publisher: IEEE.
M. A. Raza, I. Shahzad, H. Anwar, M. A. Qureshi, F. H. Malik and M. U. A. Khan, "An Optimum Design and Implementation of a 16-bit ALU on CADENCE Using RISC-V Architecture," 2023 IEEE International Conference on Emerging Trends in Engineering, Sciences and Technology (ICES&T), Bahawalpur, Pakistan, 2023, pp. 1-5, doi: 10.1109/ICEST56843.2023.10138869.
G. Surekha, G. Madesh, M. P. Kumar and H. Sriramoju, "Design and Implementation of Arithmetic and Logic Unit (ALU)," 2023 2nd International Conference on Applied Artificial Intelligence and Computing (ICAAIC), Salem, India, 2023, pp.
High-throughput PIM (Processing in-Memory) for DRAM using Bank-level Pipelined Architecture Hyunsoo Lee;Hyundong Lee;Minseung Shin;Gyuri Shin;Sumin Jeon;Taigon Song
20th International SoC Design Conference (ISOCC).
A High-Speed Computational Pipeline Single MAC-Based VLSI Architecture for Real-Time Signal and Image Processing
Dhandapani Vaithiyanathan;Britto Pari James;Karuthapandian Mariammal 2024 Fourth International Conference on Advances in Electrical, Computing, Communication and Sustainable Technologies (ICAECT).
Implementation of a Tile-Grained Pipeline Architecture for CNN Accelerator Jung-Ting Kuo;Chung-Bin Wu;Yi-Yuan Chen
IEEE International Conference on Consumer Electronics-Asia (ICCE-Asia) Year: 2023 | Conference Paper | Publisher: IEEE.
Low Power and Area-Efficient Hybrid Adder for ALU Operation
Shilpa Sikdar;Trilochan Panigrahi 2023 IEEE International Symposium on Smart Electronic Systems (iSES) Year: 2023 | Conference Paper | Publisher: IEEE.
Refbacks
- There are currently no refbacks.