Open Access
Subscription Access
Design of High Speed Carry Select Adder using Kogge-Stone and Carry-Lookahead Adders
Abstract
The adder is acknowledged as the fundamental component in various arithmetic and logical operations. In efforts to enhance operational efficiency, the Carry Select Adder (CSLA) has been devised. By integrating multiple high-speed adder logics within a conventional CSLA framework, operational speed is further enhanced. This study presents the design of a hybrid CSLA that amalgamates the advantages of both Kogge Stone Adder and Look Ahead Adder (CLA) methodologies to achieve superior performance. Kogge Stone Adder, distinguished for its rapid carry generation, is incorporated to bolster speed. Concurrently, Look Ahead Adders are strategically deployed in the initial stages of the enhanced adder to capitalize on their computational prowess, particularly beneficial for smaller bit numbers. A 64-bit hybrid CSLA is realized on the Xilinx Spartan 6 FPGA development board. The resultant modified hybrid carry select adder demonstrates notable improvements in speed and energy efficiency, surpassing conventional carry select adder implementations.
References
S Daphni; K.S Vijula Grace “Design of an Are Efficient Kogge Stone Adder using Pass Transistor Logic” Third International Conference on Intelligent Communication Technologies and Virtual Mobile Networks(ICICV), 2021.
A. N. M. Hossain; M. A. Abedin; “Implementation of an XOR Based 16-bit Carry Select Adder for Area, Delay and Power Minimization” International Conference on Electrical, Computer and Communication Engineering (ECCE), 2019.
Mehedi Hasan; Parag Biswas; MD. Shihabul Alam; “High Speed and Ultra Low Power Design of Carry-Out of 4-Bit Carry Look- Ahead Adder”, International Conference on Computing, Communication and Networking Technologies(ICCCNT), 2019.
Meghana Rao Ravula; Abhishek Potharaju; R phani Vidhyadhar “Designing Carry Look Ahead Adder to Enrich Performance using One Bit Hybrid Full Adder” International Conference on Electronics and Renewable Systems (ICEARS), 2022.
Nidhi Gaur, Anu Mehra, Pradeep Kumar.” ‘16 Bit Power Efficient Carry Select Adder”, International Conference on Signal Processing and Integrated Networks (SPIN) IEEE 2019.
Muhammad Saddam Hossain; Farhadur Arrifin ; “A Proposed Design of Conventional $.bit Carry Look-Ahead Adder Improving Performance” Advanced Computing and Communication Technologies for High Performance Applications(ACCTHPA), 2020.
Upal Barua Joy; Avishek Chakraborty; Swagata Sen; Arka Das; Preyonti Biswas; Arfa Tasnim; “Performance enhancement of Conventional Design of 4-Bit Carry Look- Ahead Adder”, 3rd International Conference on Robotics, Electrical and Signal Processing Techniques(ICREST),2023.
Mohsen A.M Bendary; Ayman Haggag “Investigating Performance Analysis of a Novel Low-power Efficient Area Carry-Look Ahead Adder” International Mobile, Intelligent, and Ubiquitous Computing Conference (MIUCC), 2021.
Harsh Kumar Bansal; Teena Singh; Rajnish Ranjan Karna; Tripti Sharma “Front-End Design of 64-bit Carry Look Ahead adder”, International Conference on Sustainable Emerging Innovations in Engineering and Technology (ICSEIET), 2023.
Srinith Raavi; T. Satyanarayana; “Implementation of High-Speed Hybrid Carry Select adder using Binary to Excess-1 Converter”. International Conference on Augmented Intelligence And Sustainable Systems (ICAISS), 2022.
Refbacks
- There are currently no refbacks.