Open Access
Subscription Access
Generational Development of Combinational Circuits
Abstract
An overview of the state of the research on combinational circuit dependability is given in this article. The developed techniques for creating combinational circuits and how they were later implemented as software are explained. Combinational circuits in the structured Verilog format were created using the developed techniques, and the Nangate open standard cell library was utilized to transform the circuits into circuits. Scheme parameters were computed and saved in an organized manner so they could later be transformed into a CSV dataset. The program that was built was utilized to create a dataset of combinational circuits. This dataset can be utilized for research purposes to estimate the dependability of combinational circuits with limited information. Two machines were used to test the created dataset.
References
Design and Implementation of Combinational Logic Circuits using Open Source Tool N. Divya, *G. Ilakkiya, M. Dheeraj, R. Hinduja, M. Gokul Nathan, M. Harish Department of Electrical and Electronics Engineering, Sri Ramakrishna Engineering College, Coimbatore, Tamil Nadu, India * ilakkiya.2103036@srec.ac.in, divya.n@srec.ac.in 2022.
Design of Combinational Logic Circuits using Simulated Annealing. 2022 International Conference for Advancement in Technology (ICONAT) Goa, India. Jan 21-22, 2022.
Reduction of Garbage Outputs and Constant Inputs in Design of Combinational Circuits Using Reversible Logic. A.P. Sooriamala1, Aby K. Thomas2, and Reeba Korah3 1,2Department of ECE, Hindustan Institute of Technology and Science, Chennai India 3Department of ECE, Alliance College of Engineering and Design, Alliance University, Bangalore India 1sooriavasee@gmail.com.
Exploring Sequential and Combinational Circuits: FPGA-Based Design using D Flip-Flops and Real World Applications. Ravi Ranjan Kumar VLSI Centre of Excellence Chitkara University Institute of Engineering and Technology, Chitkara University, Punjab, India ravi.2403@chitkara.edu.in Shishir Shrivastava Chitkara University Institute of Engineering and Technology, Chitkara University, Punjab, India Shishir.shrivastava@chitkara.edu.in Anuj Kumar Jain Chitkara University Institute of Engineering and Technology, Chitkara University, Punjab, India Anuj.jain@chitkara.edu.in.
Hardware and Software Solutions to Increase the Reliability of Combinational Logic in the FPGA Basis. Alexander Stemkowski , Dmitry V. Serpukhov , Roman A. Solovyev, Vladimir S. Rukh Lov, Artem S. Mikhael Institute for Design Problems in Microelectronics of Russian Academy of Sciences (IPPM RAS) Moscow, Zelenograd, 124365, Russian Federation ippm@ippm.ru, nofrost@inbox.ru, zf-turbo@yandex.ru, do1p@ya.ru, artem@ippm.ru.
Reduction of garbage outputs and constant inputs in design of combinational circuit using reversible logichttps://ieeexplore.ieee.org/xpl/conhome/9419368/proceeding 2021.
Identifying Reliability -Critical primary inputs of combination. https://ieeexplore.ieee.org/xpl/RecentIssue.jsp?punumber=43
November 2022.
Realization Of Combinational circuit using a proposed reversible gate. https://ieeexplore.ieee.org/xpl/conhome/9725360/proceeding 2021.
Refbacks
- There are currently no refbacks.