

Advancing 3D IC Integration Using BCB as a Dielectric Material
Abstract
The increasing demand for compact, high-performance electronic devices has driven advancements in semiconductor technology. Traditional two-dimensional integrated circuits (ICs) face limitations due to long metal interconnects, which introduce RC delays and hinder communication bandwidth. Three-dimensional integrated circuits (3D ICs) address these challenges by vertically stacking functional modules interconnected through Through-Silicon Vias (TSVs). While TSVs enhance signal transmission, they also introduce noise coupling between signal-carrying (aggressor) and ground (victim) TSVs, degrading signal integrity. Effective liner materials are essential to mitigate this issue, with Benzocyclobutene (BCB) emerging as a superior dielectric solution. Compared to conventional SiO₂ and Teflon AF 1600, BCB offers a lower dielectric constant, minimal parasitic capacitance, and improved thermal stability. This study evaluates a dielectric-metal-dielectric structure around copper TSVs, demonstrating that BCB reduces noise coupling by 0.87 dB at terahertz (THz) frequencies. These findings highlight BCB’s potential in enhancing 3D IC performance, enabling higher-speed, energy-efficient, and compact electronic devices. Integrating BCB as a dielectric material paves the way for future advancements in semiconductor technology, ensuring better signal integrity and reduced electromagnetic interference in next-generation microelectronics.
References
Wiley Online Library. (2024). Recent advancements in benzocyclobutene materials for 3D IC integration. Retrieved from https://onlinelibrary.wiley.com/.
ResearchGate. (2024). Development of laser and photo definable toughened benzocyclobutene dielectric materials for 3D-TSV integration. Retrieved from https://www.researchgate.net/.
Journal of Semiconductors. (2009). Wafer-level packaging using BCB interlayer dielectrics. Retrieved from https://www.jos.ac.cn/.
Nanyang Technological University Thesis. (2014). Thermal and fabrication challenges in 3D IC integration using BCB. Retrieved from https://dr.ntu.edu.sg/.
Banerjee, K., Souri, S. J., Kapur, P., & Saraswat, K. C. (2001). 3-D ICs: A novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration. Proceedings of the IEEE, 89(5), 602-633. https://doi.org/10.1109/5.933469.
Pattanaik, S., et al. (2021). A comprehensive review of 3D IC technology: Challenges and advancements. IEEE Access, 9, 87133-87148. https://doi.org/10.1109/ACCESS.2021.3087879.
Koyanagi, M., et al. (2008). Technology roadmap for 3D IC integration. Advances in Solid State Circuits Technologies. https://doi.org/10.5772/5401.
Souri, S. J., Banerjee, K., Saraswat, K. C. (2000). Multiple Si layer ICs: Motivation, performance analysis, and design implications. Proceedings of the Design Automation Conference (DAC), 213-220.https://doi.org/10.1109/DAC.2000.855288.
Li, Z., & Lim, S. K. (2012). Physical design and reliability analysis for 3D ICs with through-silicon-via (TSV) stacks. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 31(2), 188-200. https://doi.org/10.1109/TCAD.2011.2171735
Tezzaron Semiconductor. (2022). 3D Integrated Circuits. Technical White Paper.http://www.tezzaron.com/.
Refbacks
- There are currently no refbacks.