Open Access Open Access  Restricted Access Subscription Access

Computer Architecture: Memory Organization and System Design

Deepak Prajapat, Saurabh Mittal

Abstract


In figuring, A variety of distinct storage components are used to create the memory system of general-purpose computers. This article's goal is to outline how these components are organized and the technologies that are utilized to put them into practice. There are numerous speeds at which semiconductor RAMs can be accessed. Their execution times range from 100 ns to less than 10 ns. Any device group that makes use of PC handling technology uses semiconductor memory. Semiconductor memory is now more widely used, and These memory cards have grown in size as larger and larger amounts of capacity have become necessary. Compared to capacity, which is slower but more inexpensive and has a higher limit, PC memory operates at a high speed. In addition to closing active programs, computer memory serves as a plate storage and composition support for reading and writing operations. As long as running applications do not require it, working frameworks receive the Slam limit in terms of reservation. If essential, items in the computer storage can be moved to backup; Utilizing virtual memory, a type of memory system is a popular way to accomplish this.

Unexpected and non-unstable semiconductor memory are the two basic types. Streak memory, A few examples of non-unstable storage are ROM, PROM, EPROM, and EEPROM. Static irregular access memory (SRAM), which is used for central processor storage, and dynamic arbitrary access memory (Measure), are examples of unstable memory that are used for essential capacity


Full Text:

PDF

References


Jameson A, Martinelli, L., Vassberg, J.C. The memory management of computer fundamental. International Committee of Aeronautical Sciences, 2019.

. Duesterwald, E., Cascaval, C., Dwarkadas, S. Portraying and PredictingProgram Conduct and Its Fluctuation. (2018). Proc.12th Int'l Conf. Equal Structures and Compilation Techniques(PACT 03), IEEEPress: 220-231.

. Bose, P.(2019). Computer Designing Handbook, V. Oklob-dzija, ed., CRC Press.

Srinivasan V(2018). The power of advancing pipelining and Execution. Proceedings of the 35th ACM/IEEE International Symposium on Microarchitecture (MICRO-35), IEEE CS Press :333-344.

Zruban P.(2004). The architectural part of computer. IEEE Trans. PCs, vol.53, no.8, August 2004, pp. 1004–1016.

. Bose, P. (2001). Designs for Low Power. Computer Designing Handbook. V. Oklob-dzija, ed., CRC Press.

. Creeks D, Martoanosi, M(2015). Advanced functional part of computer. ACM Trans. ComputerSystems,18(2): 89-126, are the authors of the study referenced in [8].

. Buyuktosunoglu, A., Albonesi, D. H., Schuster, S., Brooks, D., Bose, P., & Cook, P. (2002). Power-efficient issue queue design. Power Aware Computing, 35-58.

. Streams D.M.(2018). Power-Mindful Microar-chitectures: Plan and Difficulties for Cutting edge Microchips.20(6):26-44.

. Skadron K. et al.(2015). Temperature-Mindful Com-puter Frameworks: Open doors and Challenges. IEEE Miniature. 23(6):52-61.

.Fu Z. (2018). Micro-architectural Techniques for Power Gating of Execution Units. Process International Symp. Low Power Devices and Design(ISLPED 04), IEEE Press:32-37.

. Hu Z, Kaxiras, S. and Martonosi, M.(2002). LetCaches Rot: Lessening Spillage Energy via Abuse of Store Generational Behavior. ACM Trans. PC Systems.20(2):161-190.

. Tendler J.(2019). Power for Structurul Scaled bottom architecturul, IBM J. Research and Makement, 46(1):5-26.

. Kalla, R,. Sinharoy, B,. Tendler, J(2016). IBMPower5 Chip: A Double Center Multithreaded Processor. IEEE Miniature.24(2).: 40-47.

. Carlson W.W.(2019). Prologue to UPC andLanguage Specification, tech. report CCS-TR-99-157, Lawrence Livermore Nat'l Lab., 2019.

"A Multi-Stage Co-Exhibit Fortran Compiler," Proceedings of the Thirteenth International Conference on Parallel Architectures and Assemblage Techniques (PACT 04), IEEE CS Press, 2021, pp. 29–40.

.Vectorization for SIMD Structures with Alignment Limitations, A.E. Eichenberger, P. Wu, and K. O'Brien, Proc. ACM SIG-PLAN Conf. Programming Language Designand Implementation(PLDI 04), ACM Press, 2016, pp. 82–93..

. R.C. Whaley, A. Petitet, and J.J. Dongarra,"Automated Observational Improvement of Delicate product and the Map book Undertaking," Equal Com-puting, vol. 27, no. 1-2, Jan. 2018, pp. 3-35.

. Yotov K. (2018). An Examination of Empiricaland Model-Driven Enhancement. Proc. ACMSIGPLAN Conf. Programming LanguageDesign and Implementation(PLDI 03), ACMPress, :3-76.

. Allen R, Kennedy K.(2019). Enhancing Com-pilers for Current Models, Morgan Kaufmann..


Refbacks

  • There are currently no refbacks.