Open Access
Subscription Access
Optimized Design Approach for 8-Bit Circuit with Quantum Efficiency and Seamless Arithmetic Operations
Abstract
There has been a focus among researchers on developing energy-efficient devices. This goal has led them to explore circuit design, which aims to minimize power loss and demonstrate performance under ideal conditions. Reversible circuit design techniques have applications in fields such as CMOS design of low-power, nanotechnology, quantum computing, and optical computing. In this study, we propose 2 optimized methods for designing an adder and subtractor circuit for 8-bit to minimize the quantum expense. We conduct a comparative analysis of these approaches with existing designs, assessing performance metrics including the number of gates, quantity of garbage outputs, and overall quantum expense.
References
N. Sharma, S. Singh and Lovkesh, "Design of Reconfigurable All-Optical Half-Adder and Half-Subtractor Using Highly Non-Linear Fiber," 2023 3rd International Conference on Innovative Sustainable Computational Technologies (CISCT), Dehradun, India, 2023, pp. 1-5, doi: 10.1109/CISCT57197.2023.10351433. keywords: {Q-factor; Radio frequency; Phase shifters; Phase shifting interferometry; Signal processing; Extinction ratio; Optical fiber devices; Mach-Zehnder interferometer; Cross-phase modulation; Extinction ratio; highly non-linear fiber; optical signal processing; destructive interference}.
N. Rajan and P. J, "Power Optimization using Partial Adiabatic Logic for Parallel Adder and Subtractor," 2023 Second International Conference on Electrical, Electronics, Information and Communication Technologies (ICEEICT), Tiruchirappalli, India, 2023, pp. 1-6, doi: 10.1109/ICEEICT56924.2023.10157614. keywords: {Semiconductor device modeling; Power demand; Estimation; Voltage; Very large scale integration; CMOS technology; Information and communication technology; conservative design; adiabatic design; full adder; full subtractor; parallel adder; parallel subtractor;2N-2N2P Logic; ECRL}
V. Jain, D. K. Sharma and H. M. Gaur, "Optimized Full Adder-Subtractor in QCA for nano-computing applications," 2023 6th International Conference on Information Systems and Computer Networks (ISCON), Mathura, India, 2023, pp. 1-6, doi: 10.1109/ISCON57294.2023.10112074. keywords: {Quantum dots; Layout; Metals; Logic gates; Cost function; CMOS technology; Inverters; QCA; Full Adder; Full Subtractor; Full Adder-Subtractor; Cost Function}.
A. Bhargav and P. Huynh, "Design of Energy Efficient Static Level Restorer Based Half Subtractor using CNFETs," 2022 32nd International Conference Radioelektronika (RADIOELEKTRONIKA), Kosice, Slovakia, 2022, pp. 1-5, doi: 10.1109/RADIOELEKTRONIKA54537.2022.9764915. keywords: {Energy consumption; Power demand; Simulation; Very large scale integration; Energy efficiency; Stability analysis; CNTFETs; Pass Transistor Logic (PTL); Half Subtractor; CNFET; Low Power Consumption; EDP}
P. Anguraj and T. Krishnan, "Design and implementation of modified BCD digit multiplier for digit-by-digit decimal multiplier," Analog Integr. Circuits Signal Process., pp. 1-12, 2021.
An Efficient Design of QCA Full-Adder-Subtractor with Low Power Dissipation Ismail Gassoumi, Lamjed Touil, and Abdellatif Mtibaa, 2021.
“Review of Reversible Realization of Adder Subtractor Circuit” Research Scholar Sabhi Fatima, Associate Prof. Dr. Bharti Chourasia Department of Electronics and Communication Engineering, RKDF Institute of Science & Technology, SRK University, Bhopal, India, 202.
T. Krishnan and S. Saravanan, "Design of Low-Area and High-Speed Pipelined Single Precision Floating Point Multiplier," in 2020 6th International Conference on Advanced Computing and Communication Systems (ICACCS), Mar. 2020, pp. 1259-1264. doi:10.1109/ICACCS48705.2020.9074366.
T. Krishnan, S. Saravanan, P. Anguraj, and A. S. Pillai, "Design and implementation of area efficient EAIC modulo adder," Mater. Today Proc., vol. 33, pp. 3751-3756, 2020.
Vahabi, M., Lyakhov, P., & Bahar, A. N. (2020). Design and Implementation of Novel Efficient Full Adder/Subtractor Circuits Based on Quantum-Dot Cellular Automata Technology. Applied Sciences, 11(18), 8717.
Refbacks
- There are currently no refbacks.