 Open Access
				Open Access 
				 Subscription Access
									Subscription Access
							Design and Implementation of Low Power Logic Gates For IOT Devices
Abstract
The advent of the Internet of Things (IoT) has brought about a revolution in the form of intelligent devices that require minimal energy consumption. Within this realm, logic gates, which serve as the fundamental components of digital circuits, play a crucial role in determining power usage. This scholarly article delves deep into the complexities of designing and implementing low-power logic gates that are specifically tailored for IoT applications. We thoroughly examine important metrics, explore different design approaches and emerging technologies, and delve into considerations for implementation, case studies, and future trends. By doing so, we provide a comprehensive roadmap for this vital field.
References
Chen, Shaonan, et al. "Design Of Isolated Gate Driver For Low Power Energy Harvesting." 2023 IEEE 6th International Electrical and Energy Conference (CIEEC). IEEE, 2023.
Chiwande, Sujata S., and P. K. Dakhole. "Design and Analysis of Low Power Full Adder using Reversible Logic." 2022 6th International Conference on Electronics, Communication and Aerospace Technology. IEEE, 2022.
Dua, Tripti, et al. "Area Efficient and Low Power Half Subtractor Using Transmission Gate CMOS Logic." 2022 IEEE Region 10 Symposium (TENSYMP). IEEE, 2022.
Ye, Le, et al. "The challenges and emerging technologies for low-power artificial intelligence IoT systems." IEEE Transactions on Circuits and Systems I: Regular Papers 68.12 (2021): 4821-4834.
Saito, Wataru, and Shin-ichi Nishizawa. "Power Loss Reduction of Low-Voltage Power MOSFET by Combination of Assist Gate Structure and Gate Control Technology." 2021 33rd International Symposium on Power Semiconductor Devices and ICs (ISPSD). IEEE, 2021.
Ibrahim, Atef, and Fayez Gebali. "Compact hardware accelerator for field multipliers suitable for use in ultra-low power IoT edge devices." Alexandria Engineering Journal 61.12 (2022): 13079-13087.
M Sanadhya, Minakshi, and Devendra Kumar Sharma. "Adiabatic Logic Based Energy Efficient Architecture of 1-Bit Magnitude Comparator for IOT Applications." Journal of Internet Technology 23.7 (2022): 1643-1649.
Sharma, Vijay Kumar. "Design and simulation of reliable low power CMOS logic gates." IETE Journal of Research 69.2 (2023): 1022-1032.
. Moradinezhad Maryan, Mohammad, Majid Amini-Valashani, and Seyed Javad Azhari. "A new circuit-level technique for leakage and short-circuit power reduction of static logic gates in 22-nm CMOS technology." Circuits, Systems, and Signal Processing 40.7 (2021): 3536-3560.
Refbacks
- There are currently no refbacks.