Open Access Open Access  Restricted Access Subscription Access

VLSI Design and Verification of a Multi-function Arithmetic Logic Unit

Prahlada P Udupa, K. B. Ramesh

Abstract


Exploring an ALU Design in the VLSI Domain - Within modern processors like CPUs, FPUs, and GPUs, the Arithmetic Logic Unit (ALU) serves as a critical building block. In this review paper, we delve into the Very Large Scale Integration (VLSI) design of an ALU, exploring its functionality through meticulous simulation and testing. Leveraging the Xilinx ISE design suite 14.7, the study validates the proposed ALU's gate-level and chip-level implementation, ensuring its ability to execute nine essential operations: addition, subtraction, multiplication, shifting, comparison, AND, OR, NOT, and XOR. (comparison between existing and new proposed design)

Full Text:

PDF

References


Sakshi Samaiya and Anupreksha jain, “ A review article of FPGA ALU unit design based on GA '', International journal of scientific research and engineering trends, Volume 4, Issue 4, July-Aug 2024, ISS (online).“Digital comparator” , Wikipedia.

G. Karthik Reddy, “Low Power-Area Pass Transistor Logic Based ALU Design Using Low Power Full Adder Design”, IEEE Sponsored 9th International Conference on Intelligent Systems and Control (ISCO) J. Clerk Maxwell, A Treatise on Electricity and Magnetism, 3rd ed., vol. 2. Oxford: Clarendon, 2023, pp.68–73.

N. RAVINDRAN, R.MARY LOURDE, “An optimum VLSI design of 16-bit ALU", 2023.

M MORRIS MANO and MICHARL D. CILETTI “Digital Design, with an introduction to verilog hdl,Fifth edition”, 2023.

U.Umakantha Reddy, V. SriRami Reddy,”Area efficient vedic multiplier for digital signal processing applications”,IIJSET,vol 1, issue 6, august 2023.

Nilam Gadda, Dr U. Eranna,”64-bit ALU design using vedic mathematics”,2022 ic-ETITE.

Darvik KishorBhai Kahar, Harsh Mehta,”High speed vedic multiplier used vedic mathematics”,ICICCS 2022.

Samor Palnitkar,”VERILOG HDL”, A guide to digital design and synthesis IEEE 2022 compliant ,Second edition.

Saumyakanta sarangi, Sangita swain, Swagatika dash, Manas Ranjan Mohanta, “ VHDL implementation of Arithmetic logic unit”, International Journal of Engineering Research & Technology (IJERT) IJERT ISSN: 2278-0181, Vol. 3 Issue 4, April – 2022.

Shikha Khurana, Kanika Kaur “Implementation of ALU using FPGA”


Refbacks

  • There are currently no refbacks.