Open Access Open Access  Restricted Access Subscription Access

Implementing the Designing and Development of D Flip-Flop using a 3×3 reversible gate

Nandish C, K. B RAMESH

Abstract


Reversible gates, which have an equal number of inputs and outputs and zero power consumption, were developed in response to the growing demand for downsizing and power consumption reduction. In this work, a 3x3 retrievable gateway is used to construct a D flip-flop, and cost metrics are used to assess each proposed circuit. In order to decrease the latency (the number of gates) in the D flip flop circuit, the reversible gates were ultimately integrated in this study. Here, the function was utilized in Matlab and Simulink software to create reversible gates that were equipped with a D flip-flop.


Full Text:

PDF

References


Andaloussi and M. B. Sedra, "A design of sequential reversible circuits by reversible gates," International Journal of Engineering & Technology, vol. 9, no. 2, pp. 397-402, 2020.

T. Sasamal, H. Gaur, A. Singh, and A. Mohan, "Novel Approaches for Designing Reversible Counters," in Design and Testing of Reversible Logic: Springer, 2020, pp. 37-48.

V.Vidyadevi, N.Sai Sruthi, L.Renita Devi, “Power Optimisation in the Design of Flip Flops Using Reversible Logic”, International Journal Of Modern Engineering Research, Dec. 2016, Vol. 6, Iss.12, pp 6-11.

N. Krishna, V. Murugappan, R. Harish, M. Midhun, E. Prabhu, “Design of a Novel Reversible NLFSR”, International Conference on Advances in Computing, Communications and Informatics (ICACCI), IEEE, Sept. 2017, pp 2279-2283.

K. B. Krishna and A. P. Ramesh, "Implementation of sequential circuit using feynman and fredkin reversible logic gates," in Journal of Physics: Conference Series, 2019, vol. 1228, no. 1: IOP Publishing, p. 012047. 239.

V. Rajmohan, V. Ranganathan, “Design of Counters Using Reversible Logic”, 3rd International Conference on Electronics Computer Technology, IEEE, 2011, pp138-142.

R. Jayashree, M. Kiran Kumar, J. Selvakumar, “DESIGN AND ANALYSIS OF FLIP-FLOPS USING REVERSIBLE.

LOGIC”, International Journal of Advanced Information Science and Technology (IJAIST), March 2014, Vol.23, No23, pp 210-217.

I.Sahu, P. Joshi, “A Review Paper on Design of an Asynchronous Counter Using Novel Reversible SG Gate”, International Conference on Innovative Mechanisms for Industry Applications (ICIMIA), IEEE, 2017,pp 617-621.

H.M Gaur, A.K Singh, U. Ghanekar, “In-depth Comparative Analysis of Reversible Gates for Designing Logic Circuits”, 6th International Conference on Smart Computing & Communications 2017, Procedia Computer Science 125, 2018, pp 810–817.


Refbacks

  • There are currently no refbacks.